US8615693B2 - Scan test circuitry comprising scan cells with multiple scan inputs - Google Patents
Scan test circuitry comprising scan cells with multiple scan inputs Download PDFInfo
- Publication number
- US8615693B2 US8615693B2 US13/222,663 US201113222663A US8615693B2 US 8615693 B2 US8615693 B2 US 8615693B2 US 201113222663 A US201113222663 A US 201113222663A US 8615693 B2 US8615693 B2 US 8615693B2
- Authority
- US
- United States
- Prior art keywords
- scan
- input
- cell
- chains
- cells
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
Definitions
- the present invention relates generally to integrated circuit testing, and more particularly to integrated circuit testing using scan test circuitry.
- Such scan test circuitry typically comprises scan chains, which are chains of flip-flops that are used to form serial shift registers for applying test patterns at inputs to combinational logic of the integrated circuit and for reading out the corresponding results.
- scan chains are chains of flip-flops that are used to form serial shift registers for applying test patterns at inputs to combinational logic of the integrated circuit and for reading out the corresponding results.
- a given one of the flip-flops of the scan chain may be viewed as an example of what is more generally referred to herein as a “scan cell.”
- an integrated circuit with scan test circuitry may have a scan shift mode of operation and a functional mode of operation.
- a flag may be used to indicate whether the integrated circuit is in scan shift mode or functional mode.
- the flip-flops of the scan chain are configured as a serial shift register.
- a test pattern is then shifted into the serial shift register formed by the flip-flops of the scan chain. Once the desired test pattern has been shifted in, the scan shift mode is disabled and the integrated circuit is placed in its functional mode. Internal combinational logic results occurring during this functional mode of operation are then captured by the chain of scan flip-flops.
- the integrated circuit is then once again placed in its scan shift mode of operation, in order to allow the captured combinational logic results to be shifted out of the serial shift register formed by the scan flip-flops, as a new test pattern is being scanned in. This process is repeated until all desired test patterns have been applied to the integrated circuit.
- Illustrative embodiments of the invention provide a substantial improvement in diagnostic resolution through the use of scan test circuitry which implements vertical scan chains in a first scan shift mode of operation and horizontal scan chains in a second scan shift mode of operation.
- scan test circuitry configured in this manner allows the identification of one or more particular flip-flops or other circuit elements that caused a given applied test pattern to indicate a failure, independently of the fault models that were used to generate that test pattern.
- an integrated circuit comprises scan test circuitry and additional circuitry subject to testing utilizing the scan test circuitry.
- the scan test circuitry comprises scan cells configured to form scan chains. At least a given one of the scan cells is a multiple scan input scan cell having at least first and second scan inputs.
- the given scan cell In a first scan shift mode of operation, the given scan cell is configured with a first plurality of other scan cells into a scan chain of a first type using the first scan input.
- a second scan shift mode of operation the given scan cell is configured with a second plurality of other scan cells different than the first plurality of other scan cells into a scan chain of a second type using the second scan input.
- the scan chain of the first type may comprise a vertical scan chain and the scan chain of the second type may comprise a horizontal scan chain.
- a multiple scan input scan cell comprises at least first and second scan inputs.
- the scan cell In a first scan shift mode of operation, the scan cell is configured with a first plurality of other scan cells into a scan chain of a first type using the first scan input, and in a second scan shift mode of operation, the scan cell is configured with a second plurality of other scan cells different than the first plurality of other scan cells into a scan chain of a second type using the second scan input.
- a given scan cell in one or more of the illustrative embodiments may comprise, in addition to its first and second scan inputs, a data input, a scan enable input, and a diagnostic enable input.
- a particular one of the first and second scan shift modes may be selected responsive to logic states of both a scan enable signal applied to the scan enable input and a diagnostic enable signal applied to the diagnostic enable input.
- the scan test circuitry in one or more of the illustrative embodiments may further comprise a decompressor and a compressor.
- the scan chain of the first type in such an arrangement may be one of a plurality of vertical scan chains arranged in parallel with one another between respective outputs of the decompressor and respective inputs of the compressor. Scan test input data from the decompressor is shifted into the vertical scan chains and scan test output data is shifted out of the vertical scan chains into the compressor.
- the scan chain of the second type may be one of a plurality of horizontal scan chains with each such horizontal scan chain being formed by a plurality of scan cells including one scan cell from each of a corresponding subset of the plurality of vertical scan chains.
- the plurality of horizontal scan chains may include one horizontal scan chain for each of the outputs of the compressor.
- the scan test circuitry may further comprise multiplexing circuitry configured to select between outputs of the compressor and corresponding outputs of respective ones of the plurality of horizontal scan chains responsive to a diagnostic enable signal.
- improved diagnostic resolution is provided in one or more of the illustrative embodiments without any significant negative impact on integrated circuit area requirements or functional timing requirements.
- a diagnostic process utilizing the horizontal scan chains in the second scan shift mode of operation allows for simple debugging of scan compression failures.
- FIG. 1 is a block diagram showing an integrated circuit testing system comprising a tester and an integrated circuit under test in an illustrative embodiment.
- FIG. 2 illustrates one example of the manner in which scan chains may be arranged between combinational logic in the integrated circuit of FIG. 1 .
- FIG. 3 is a more detailed view of portions of the scan test circuitry of FIG. 2 .
- FIG. 4 illustrates a given one of the scan cells of the scan test circuitry of FIGS. 2 and 3 .
- FIGS. 5A , 5 B and 5 C are respective schematic diagrams of exemplary circuit implementations of the scan cell of FIG. 4 .
- FIG. 6 shows one possible implementation of the testing system of FIG. 1 .
- FIG. 7 is a block diagram of a processing system for generating an integrated circuit design comprising one or more scan chains each having one or more scan cells of the type shown in FIGS. 4 and 5 .
- the invention will be illustrated herein in conjunction with exemplary testing systems and corresponding integrated circuits comprising scan test circuitry for supporting scan testing of other internal circuitry of those integrated circuits. It should be understood, however, that the invention is more generally applicable to any testing system or associated integrated circuit in which it is desirable to improve the diagnostic resolution associated with scan compression testing.
- FIG. 1 shows a testing system 100 comprising a tester 102 and an integrated circuit under test 104 .
- the integrated circuit 104 comprises scan test circuitry 106 that is coupled to additional internal circuitry 108 that is subject to testing utilizing the scan test circuitry 106 .
- the tester 102 stores scan data 110 associated with scan testing of the integrated circuit. Such scan data may correspond to test patterns provided by a test pattern generator 112 . In other embodiments, at least a portion of the tester 102 , such as the test pattern generator 112 , may be incorporated into the integrated circuit 104 . Alternatively, the entire tester 102 may be incorporated into the integrated circuit 104 .
- testing system 100 as shown in FIG. 1 is exemplary only, and the testing system 100 in other embodiments may include other elements in addition to or in place of those specifically shown, including one or more elements of a type commonly found in a conventional implementation of such a system.
- various elements of the tester 102 or other parts of the system 100 may be implemented, by way of illustration only and without limitation, utilizing a microprocessor, central processing unit (CPU), digital signal processor (DSP), application-specific integrated circuit (ASIC), field-programmable gate array (FPGA), or other type of data processing device, as well as portions or combinations of these and other devices.
- CPU central processing unit
- DSP digital signal processor
- ASIC application-specific integrated circuit
- FPGA field-programmable gate array
- Embodiments of the present invention may be configured to utilize compressed or noncompressed scan testing, and the invention is not limited in this regard.
- the illustrative embodiments such as those shown in FIGS. 2 and 3 will be described primarily in the context of compressed scan testing.
- Each of the scan chains 204 comprises a plurality of scan cells 206 , and is configurable to operate as a serial shift register in a first scan shift mode of operation of the integrated circuit 104 and to capture functional data from circuitry under test 207 in a functional mode of operation of the integrated circuit 104 .
- the scan chains 204 may be viewed as examples of what are more generally referred to herein as “vertical scan chains,” and are arranged in parallel with one another between respective outputs of the decompressor 200 and respective inputs of the compressor 202 , such that in the first scan shift mode of operation, scan test input data from the decompressor 200 is shifted into the vertical scan chains 204 and scan test output data is shifted out of the vertical scan chains 204 into the compressor 202 .
- the scan test circuitry 106 further supports a second scan shift mode of operation, as will be described in greater detail below in conjunction with FIG. 3 .
- this second scan shift mode of operation also referred to herein as a diagnostic mode
- designated scan cells 206 of the scan test circuitry 106 are configured to form multiple horizontal scan chains.
- Each such horizontal scan chain is formed by a plurality of scan cells including one scan cell from each of a corresponding subset of the plurality of vertical scan chains
- the multiplexing circuitry 203 is configured to select between outputs of the compressor 202 and corresponding outputs of respective ones of the plurality of horizontal scan chains.
- the multiplexing circuitry 203 selects the outputs of the compressor 202 for delivery to the tester 102 and in the second scan shift mode of operation the multiplexing circuitry 203 selects the outputs of the horizontal scan chains for delivery to the tester 102 .
- the decompressor 200 and compressor 202 may be combinational or sequential, and the functionality disclosed herein does not require any particular combinational or sequential compression arrangement.
- the first vertical scan chain 204 - 1 is of length n 1 and therefore comprises n 1 scan cells denoted 206 - 1 through 206 - n 1 . More generally, vertical scan chain 204 - k is of length n k and therefore comprises a total of n k scan cells.
- Circuitry under test 207 in this embodiment comprises a plurality of combinational logic blocks, of which exemplary blocks 208 , 210 and 212 are shown. The combinational logic blocks are illustratively arranged between primary inputs 214 and primary outputs 216 and separated from one another by the vertical scan chains 204 .
- Combinational logic blocks such as 208 , 210 and 212 may be viewed as examples of what are more generally referred to herein as “additional circuitry” that is subject to testing utilizing scan test circuitry in embodiments of the present invention.
- additional circuitry may represent portions of different integrated circuit cores, such as respective read channel and additional cores of a system-on-chip (SOC) integrated circuit in a hard disk drive (HDD) controller application.
- the circuit blocks subject to testing by the scan chains may comprise other types of functional logic circuitry, in any combination, and the term “additional circuitry” in intended to be broadly construed so as to cover any such arrangements of logic circuitry.
- the number K of vertical scan chains 204 is generally much larger than the number N of scan test outputs of the compressor 202 .
- the ratio of K to N provides a measure of the degree of scan test pattern compression provided in the scan test circuitry 106 . It should be noted, however, that the number of compressor outputs need not be the same as the number of decompressor inputs. For example, there may be N decompressor inputs and L compressor outputs, where N ⁇ L but both N and L are much smaller than K.
- the decompressor 200 receives compressed scan data from the tester 102 and decompresses that scan data to generate scan test input data that is shifted into the vertical scan chains 204 when such chains are configured as respective serial shift registers in the first scan shift mode of operation.
- the compressor 202 receives scan test output data shifted out of the vertical scan chains 204 , also when such chains are configured as respective serial shift registers in the first scan shift mode of operation, and compresses that scan test output data for delivery back to the tester 102 . Additional details regarding the operation of scan compression elements such as decompressor 200 and compressor 202 may be found in the above-cited U.S. Pat. No. 7,831,876. Again, scan compression elements such as decompressor 200 and compressor 202 may be eliminated in other embodiments.
- scan compression reduces the number of test patterns that need to be applied when testing an integrated circuit, but can adversely impact diagnostic resolution. For example, it can be very difficult to identify a particular failed flip-flop or other failed element of the combinational logic blocks 208 , 210 or 212 by conventional processing of the outputs of the compressor 202 .
- the present embodiment provides significantly improved diagnostic resolution in the scan test circuitry 106 through the provision of the horizontal scan chains, multiplexing circuitry and associated second scan shift mode of operation mentioned above.
- FIG. 3 shows the scan test circuitry 106 in greater detail.
- the scan cells 206 are utilized to form K vertical scan chains 204 as previously described.
- compressed scan input data is applied by tester 102 to N scan inputs 300 of decompressor 200 and compressor 202 provides compressed scan output data back to tester 102 via N scan outputs 302 .
- the vertical scan chains 204 are arranged in parallel between respective outputs of the decompressor 200 and respective inputs of the compressor 202 as shown.
- Each of the individual vertical scan chains 204 is configurable to operate as a serial shift register in the first scan shift mode of operation of the integrated circuit 104 and also to capture functional data from combinational logic elements in a functional mode of operation of the integrated circuit 104 .
- Designated ones of the scan cells 206 are used not only as part of the vertical scan chains 204 in the first scan shift mode of operation, but are also used to form N horizontal scan chains 304 - 1 through 304 -N in the second scan shift mode of operation. More specifically, each of the horizontal scan chains 304 in the present embodiment is formed using one designated scan cell from each of a corresponding subset of the vertical scan chains 204 . As indicated above, there are N horizontal scan chains 304 , and therefore one horizontal scan chain for each of the N outputs of the compressor 202 .
- the first horizontal scan chain 304 - 1 is formed by final scan cells 206 - n 1 and 206 - n 2 as shown.
- the final horizontal scan chain 304 -N includes final scan cell 206 - n k and may include final scan cells from one or more other ones of the vertical scan chains 204 .
- the multiplexing circuitry 203 utilizes the multiplexers 305 to select between the N outputs of the compressor 202 and the corresponding outputs of respective ones of the N horizontal scan chains.
- the multiplexing circuitry 203 selects the N outputs of the compressor 202 for delivery to the tester 102 and in the second scan shift mode of operation the multiplexing circuitry 203 selects the outputs 312 of the horizontal scan chains 304 for delivery to the tester 102 .
- This selection is performed responsive to a diagnostic enable signal Diag which is applied to the select line of each of the multiplexers 305 .
- Each of the multiplexers 305 thus has a first input coupled to a corresponding one of the N outputs of the compressor 202 , a second input coupled to a corresponding one of the N outputs of the horizontal scan chains 304 , and a select line driven by the diagnostic enable signal Diag.
- the outputs 312 of the horizontal scan chains 304 may be sent directly to one or more separate pins of the integrated circuit 104 , other than those driven by the compressor outputs.
- the multiplexing circuitry 203 may be eliminated entirely or possibly implemented off-chip with appropriate corresponding changes to board-level design.
- This particular type of scan cell includes at least first and second scan inputs, and is therefore also referred to herein as a “dual scan input scan cell.”
- a given one of the final scan cells 206 - n i is configured to be part of the corresponding vertical scan chain 204 - i
- each of the final scan cells is part of a vertical scan chain in the first scan shift mode of operation and part of a horizontal scan chain in the second scan shift mode of operation.
- non-final scan cells of the vertical scan chains may be used to form horizontal scan chains, or alternatively multiple non-final and final scan cells may be used, in any desired combination.
- implementing only the final scan cells of the vertical scan chains as dual scan input scan cells helps to minimize the area impact of this functionality.
- the horizontal shift path through the final scan cells 310 should be timed to allow appropriate switching of the Diag signal during a tester cycle. Since the shift frequency is usually fairly slow, this should not be an issue, but in other embodiments it may be addressed by including one or more pipeline stages on the horizontal shift path.
- FIG. 4 shows a given one of the dual scan input scan cells 206 - n i in more detail.
- the dual scan input scan cell has a functional data input (D), a first scan input (SI 1 ), a second scan input (SI 2 ), a scan enable input (SE) adapted to receive a corresponding scan enable signal, a data output (Q), a diagnostic enable input (Diag) adapted to receive the corresponding diagnostic enable signal, and a clock input (CK).
- D functional data input
- SI 1 first scan input
- SI 2 second scan input
- SE scan enable input
- SE data output
- Diag diagnostic enable input
- CK clock input
- the single data output Q of the scan cell is utilized to provide functional data output in a functional mode of operation and scan output in the first and second scan shift modes of operation.
- the scan cell may be configured to have separate functional data and scan outputs, as will be appreciated by those skilled in the art.
- a particular one of the first and second scan shift modes is selected responsive to logic states of both the scan enable signal SE applied to the scan enable input and the diagnostic enable signal Diag applied to the diagnostic enable input.
- FIGS. 5A , 5 B and 5 C Exemplary circuit implementations of the dual scan input scan cell 206 - n i of FIG. 4 are shown in FIGS. 5A , 5 B and 5 C.
- the scan enable signal applied to the scan enable input SE of the scan cell is driven to a logic “1” level to place the integrated circuit 104 in one of the first or second scan shift modes of operation, and driven to a logic “0” level to place the integrated circuit 104 in the functional mode of operation.
- the diagnostic enable signal applied to the diagnostic enable input Diag of the scan cell is driven to a logic “0” level to place the integrated circuit 104 in the first scan shift mode, which utilizes the first scan shift inputs SI 1 of the final scan cells in forming the vertical scan chains 204 , and is driven to a logic “1” level to place the integrated circuit 104 in the second scan shift mode, which utilizes the second scan shift inputs SI 2 of the final scan cells in forming the horizontal scan chains 304 .
- the second scan shift mode is also referred to herein as the diagnostic mode.
- Other types and combinations of operating modes and scan or diagnostic enable signaling may be used in other embodiments.
- the dual scan input scan cell comprises a flip-flop 500 and first and second multiplexers 502 - 1 and 502 - 2 .
- the flip-flop 500 has a data input denoted d and its data output corresponds to the data output Q of the scan cell.
- the flip-flop 500 is illustratively a non-resettable D-type flip-flop in the present embodiment, although other types of flip-flops can be used in other embodiments.
- the first multiplexer 502 - 1 has first and second inputs coupled to the respective first and second scan inputs SI 1 and SI 2 of the scan cell.
- the second multiplexer 502 - 2 has a first input coupled to an output of the first multiplexer 502 - 1 and a second input coupled to the data input D of the scan cell.
- the data input d of the flip-flop 500 is coupled to an output of the second multiplexer 502 - 2 .
- the select lines of the first and second multiplexers 502 - 1 and 502 - 2 are coupled to the diagnostic enable input Diag and the scan enable input SE, respectively.
- the first multiplexer 502 - 1 selects the first scan input SI 1 for propagation to its output, which is coupled to an input of the second multiplexer 502 - 2 .
- the second multiplexer selects SI 1 for application to the data input d of the flip-flop 500 .
- This set of signaling conditions corresponds to the first scan shift mode of operation.
- Diag is instead at a logic “1” level, the first multiplexer 502 - 1 selects the second scan input SI 2 for propagation to its output. Again assuming that SE is at a logic “1” level, the second multiplexer 502 - 2 selects SI 2 for application to the data input d of the flip-flop 500 . This set of signaling conditions corresponds to the second scan shift mode of operation.
- the second multiplexer 502 - 2 selects the data input D for application to the data input d of the flip-flop 500 , regardless of the logic level of Diag. This set of signaling conditions corresponds to the functional mode of operation.
- FIG. 5B shows an alternative arrangement in which the two two-to-one multiplexers 502 of FIG. 5A are replaced with a single four-to-one multiplexer 504 having first and second select lines.
- the multiplexer 504 has a first input coupled to the data input D of the scan cell, second and third inputs coupled to the respective first and second scan inputs SI 1 and SI 2 of the scan cell, and a fourth input coupled to ground potential.
- the output of the multiplexer 504 is coupled to the data input d of the flip-flop 500 .
- the first and second select lines of the multiplexer 504 are coupled to the scan enable input SE and the diagnostic enable input Diag, respectively.
- the multiplexer 504 selects either the data input D or the first scan input SI 1 for propagation to its output, which is coupled to the data input d of the flip-flop 500 . Assuming that SE is at a logic “1” level, the multiplexer selects SI 1 for application to the data input d of the flip-flop 500 . This set of signaling conditions corresponds to the first scan shift mode of operation.
- Diag is instead at a logic “1” level, and again assuming that SE is at a logic “1” level, the multiplexer 504 selects the second scan input SI 2 for propagation to its output and thus to the data input d of the flip-flop 500 .
- This set of signaling conditions corresponds to the second scan shift mode of operation.
- the multiplexer 504 selects the data input D for application to the data input d of the flip-flop 500 , regardless of the logic level of Diag. This set of signaling conditions corresponds to the functional mode of operation.
- FIG. 5C Another possible alternative arrangement is shown in FIG. 5C , and includes a three-to-one multiplexer 506 configured in a manner similar to multiplexer 504 , but without the additional input coupled to ground potential.
- the operation of the FIG. 5C embodiment is substantially the same as that of the FIG. 5B embodiment.
- SE is at a logic “0” level
- Diag is indicated as a don't care value (X).
- FIGS. 5A , 5 B and 5 C are presented by way of illustrative example only, and numerous alternative arrangements of circuitry may be used to implement dual scan input scan cells to support first and second scan shift modes of operation as disclosed herein.
- At least a subset of the scan cells can be configured to support more than two scan paths.
- a multiple scan input scan cell in an alternative embodiment may comprise more than two scan inputs, and associated logic circuitry for permitting selection among the various scan paths.
- the scan test circuitry 106 as described above which utilizes vertical scan chains 204 in a first scan shift mode of operation and horizontal scan chains 304 in a second scan shift mode of operation, provides a substantial improvement in diagnostic resolution.
- scan test circuitry configured in this manner allows the identification of one or more particular flip-flops or other circuit elements that caused a given applied test pattern to indicate a failure, independently of the fault models that were used to generate that test pattern.
- the tester 102 applies compressed test patterns to the decompressor 200 and observes the outputs of the compressor 202 as selected by the multiplexing circuitry 203 .
- the actual responses from the compressor are compared against the expected responses.
- Diag is set to a logic “0” level and the set of final scan cells 310 are either shifting in the vertical direction in the first scan shift mode of operation or capturing functional data from circuitry under test 207 in the functional mode of operation, depending on the logic level of the shift enable signal SE.
- C denote a tester cycle where one or more discrepancies are observed at the outputs of the compressor 202 .
- n be the length of each of the vertical scan chains 204 .
- T the overhead test setup time before the actual test pattern application starts
- X the number of test patterns applied so far during the test
- the above-described diagnostic mode or second scan shift mode is entered, by driving Diag to a logic “1” level while SE remains at a logic “1” level.
- the dual scan input scan cells 310 therefore change from their first or vertical scan shift mode to their second or horizontal scan shift mode. It should also be noticed that this change in the Diag logic level will cause the multiplexers 305 of multiplexing circuitry 203 to select the outputs of the horizontal scan chains 304 instead of the outputs of the compressor 202 for delivery to the tester 102 .
- the outputs of the horizontal scan chains can be processed to determine the particular flip-flop or flip-flops that caused the observed discrepancy, thereby providing a higher diagnostic resolution than could be obtained by observing only the outputs of the compressor 202 .
- the expected response of the dual scan input scan cells 310 can be obtained and utilized in combination with the knowledge of which scan cells are being shifted out on tester cycle C to identify a failing flip-flop. This diagnostic process can be repeated for every tester cycle for which at least one discrepancy is observed by the tester 102 .
- the illustrative embodiments provide improved diagnostic resolution in compressed scan testing by providing a first scan shift mode which utilizes vertical scan chains and a second scan shift mode which utilizes horizontal scan chains in conjunction with multiplexing circuitry that allows compressor outputs to be bypassed.
- These dual scan shift modes are supported using dual scan input scan cells 310 as the final scan cells in each of the vertical scan chains 204 .
- Area impact of the improved scan circuitry is minimal because the dual scan input scan cells may be used only for the final scan cells of the vertical scan chains 204 , as illustrated in FIG. 3 , although numerous other arrangements are possible.
- the diagnostic process described above allows for simple debugging of scan compression failures. The additional logic required to support the diagnostic mode does not adversely impact the functional timing requirements of the integrated circuit design.
- a dual scan input scan cell of the type shown in FIG. 4 may be generated by modifying a standard scan cell from an integrated circuit design library to incorporate the additional circuitry in the form of a wrapper around the standard cell. This can be achieved without requiring the modification of any internal signaling or timing features of the standard cell, and without adding ports, extra flip-flops or other internal circuitry to the standard cell.
- the tester 102 in the testing system 100 of FIG. 1 need not take any particular form, and various conventional testing system arrangements can be modified in a straightforward manner to support the multiple scan shift modes.
- a tester 602 comprises a load board 604 in which an integrated circuit 605 to be subject to scan testing using the techniques disclosed herein is installed in a central portion 606 of the load board 604 .
- the tester 602 may also comprise processor and memory elements for executing stored computer code, although such elements are not explicitly shown in the figure. Numerous alternative testers may be used to perform scan testing of an integrated circuit as disclosed herein.
- the insertion of scan cells to form scan chains in scan test circuitry of an integrated circuit design may be performed in a processing system 700 of the type shown in FIG. 7 .
- a processing system is configured for use in designing integrated circuits such as integrated circuit 104 to include scan test circuitry 106 .
- the processing system 700 comprises a processor 702 coupled to a memory 704 .
- a network interface 706 for permitting the processing system to communicate with other systems and devices over one or more networks.
- the network interface 706 may therefore comprise one or more transceivers.
- the processor 702 implements a scan module 710 for supplementing core designs 712 with scan cells 714 in the manner disclosed herein, in conjunction with utilization of integrated circuit design software 716 .
- Elements such as 710 , 712 , 714 and 716 are implemented at least in part in the form of software stored in memory 704 and processed by processor 702 .
- the memory 704 may store program code that is executed by the processor 702 to implement particular scan cell insertion functionality of module 710 within an overall integrated circuit design process.
- the memory 704 is an example of what is more generally referred to herein as a computer-readable medium or other type of computer program product having computer program code embodied therein, and may comprise, for example, electronic memory such as RAM or ROM, magnetic memory, optical memory, or other types of storage devices in any combination.
- the processor 702 may comprise a microprocessor, CPU, ASIC, FPGA or other type of processing device, as well as portions or combinations of such devices.
- embodiments of the present invention may be implemented in the form of integrated circuits.
- identical die are typically formed in a repeated pattern on a surface of a semiconductor wafer.
- Each die includes scan test circuitry as described herein, and may include other structures or circuits.
- the individual die are cut or diced from the wafer, then packaged as an integrated circuit.
- One skilled in the art would know how to dice wafers and package die to produce integrated circuits. Integrated circuits so manufactured are considered part of this invention.
Abstract
Description
C=T+n*X+Y,
where T is the overhead test setup time before the actual test pattern application starts, X is the number of test patterns applied so far during the test and Y<n is the index of scan cells that are being shifted out on tester cycle C, where the index Y starts from 0 corresponding to the dual scan
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/222,663 US8615693B2 (en) | 2011-08-31 | 2011-08-31 | Scan test circuitry comprising scan cells with multiple scan inputs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/222,663 US8615693B2 (en) | 2011-08-31 | 2011-08-31 | Scan test circuitry comprising scan cells with multiple scan inputs |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130055041A1 US20130055041A1 (en) | 2013-02-28 |
US8615693B2 true US8615693B2 (en) | 2013-12-24 |
Family
ID=47745453
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/222,663 Active 2032-02-28 US8615693B2 (en) | 2011-08-31 | 2011-08-31 | Scan test circuitry comprising scan cells with multiple scan inputs |
Country Status (1)
Country | Link |
---|---|
US (1) | US8615693B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8904256B1 (en) * | 2012-11-09 | 2014-12-02 | Cadence Design Systems, Inc. | Method and apparatus for low-pin count testing of integrated circuits |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9606180B2 (en) | 2014-05-06 | 2017-03-28 | Stmicroelectronics International N.V. | Scan compression architecture for highly compressed designs and associated methods |
CN107462828B (en) * | 2016-06-03 | 2021-05-18 | 龙芯中科技术股份有限公司 | Mesh scan chain structure and scan flip-flop |
CN112305404B (en) * | 2020-09-29 | 2022-11-08 | 上海兆芯集成电路有限公司 | Nuclear partition circuit and test device |
US11754624B1 (en) * | 2022-02-24 | 2023-09-12 | Seagate Technology Llc | Programmable scan chain debug technique |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4698588A (en) | 1985-10-23 | 1987-10-06 | Texas Instruments Incorporated | Transparent shift register latch for isolating peripheral ports during scan testing of a logic circuit |
US4931722A (en) | 1985-11-07 | 1990-06-05 | Control Data Corporation | Flexible imbedded test system for VLSI circuits |
JPH04165644A (en) | 1990-10-30 | 1992-06-11 | Kawasaki Steel Corp | Semiconductor integrated circuit device |
US5130988A (en) * | 1990-09-17 | 1992-07-14 | Northern Telecom Limited | Software verification by fault insertion |
JPH05172897A (en) | 1991-12-25 | 1993-07-13 | Hitachi Ltd | Scan circuit for digital logic device |
US5887004A (en) | 1997-03-28 | 1999-03-23 | International Business Machines Corporation | Isolated scan paths |
US6114892A (en) | 1998-08-31 | 2000-09-05 | Adaptec, Inc. | Low power scan test cell and method for making the same |
WO2001040943A2 (en) | 1999-12-02 | 2001-06-07 | Philips Semiconductors, Inc. | A system, method and apparatus pertaining to flexible selection scan test |
WO2001048493A2 (en) | 1999-12-24 | 2001-07-05 | Koninklijke Philips Electronics N.V. | Low power scan flipflop |
US6412098B1 (en) | 1998-06-30 | 2002-06-25 | Adaptec, Inc. | Scan cell including a propagation delay and isolation element |
US20030037296A1 (en) | 2001-08-08 | 2003-02-20 | Fujitsu Limited | Method of acquiring scan chain reorder information, and computer product |
US20030070128A1 (en) | 2001-10-09 | 2003-04-10 | Fujitsu Limited | Scan path circuit for test of logic circuit |
US6640324B1 (en) | 2000-08-07 | 2003-10-28 | Agere Systems Inc. | Boundary scan chain routing |
TW594030B (en) | 2001-01-11 | 2004-06-21 | Faraday Tech Corp | Low-power, high efficiency and accurate cycle testing apparatus |
US20040119502A1 (en) | 2002-12-20 | 2004-06-24 | Chandar G. Subash | Gated scan output flip-flop |
US6886145B2 (en) | 2002-07-22 | 2005-04-26 | Sun Microsystems, Inc. | Reducing verification time for integrated circuit design including scan circuits |
US7278074B2 (en) * | 2005-01-26 | 2007-10-02 | Intel Corporation | System and shadow circuits with output joining circuit |
US20070234169A1 (en) | 2006-02-17 | 2007-10-04 | Janusz Rajski | Generating masking control circuits for test response compactors |
US20080115025A1 (en) | 2006-10-18 | 2008-05-15 | Arm Limited | Circuit and method operable in functional and diagnostic modes |
US20090235132A1 (en) | 2003-01-10 | 2009-09-17 | Syntest Technologies, Inc. | Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit |
US20100218060A1 (en) | 2009-02-23 | 2010-08-26 | Nec Electronics Corporation | System and method for supporting design of semiconductor integrated circuit, and semiconductor integrated circuit |
US7831876B2 (en) | 2007-10-23 | 2010-11-09 | Lsi Corporation | Testing a circuit with compressed scan chain subsets |
US7900105B2 (en) | 2004-05-28 | 2011-03-01 | Synopsys, Inc. | Dynamically reconfigurable shared scan-in test architecture |
-
2011
- 2011-08-31 US US13/222,663 patent/US8615693B2/en active Active
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4698588A (en) | 1985-10-23 | 1987-10-06 | Texas Instruments Incorporated | Transparent shift register latch for isolating peripheral ports during scan testing of a logic circuit |
US4931722A (en) | 1985-11-07 | 1990-06-05 | Control Data Corporation | Flexible imbedded test system for VLSI circuits |
US5130988A (en) * | 1990-09-17 | 1992-07-14 | Northern Telecom Limited | Software verification by fault insertion |
JPH04165644A (en) | 1990-10-30 | 1992-06-11 | Kawasaki Steel Corp | Semiconductor integrated circuit device |
JPH05172897A (en) | 1991-12-25 | 1993-07-13 | Hitachi Ltd | Scan circuit for digital logic device |
US5887004A (en) | 1997-03-28 | 1999-03-23 | International Business Machines Corporation | Isolated scan paths |
US6412098B1 (en) | 1998-06-30 | 2002-06-25 | Adaptec, Inc. | Scan cell including a propagation delay and isolation element |
US6114892A (en) | 1998-08-31 | 2000-09-05 | Adaptec, Inc. | Low power scan test cell and method for making the same |
WO2001040943A2 (en) | 1999-12-02 | 2001-06-07 | Philips Semiconductors, Inc. | A system, method and apparatus pertaining to flexible selection scan test |
WO2001048493A2 (en) | 1999-12-24 | 2001-07-05 | Koninklijke Philips Electronics N.V. | Low power scan flipflop |
US6640324B1 (en) | 2000-08-07 | 2003-10-28 | Agere Systems Inc. | Boundary scan chain routing |
TW594030B (en) | 2001-01-11 | 2004-06-21 | Faraday Tech Corp | Low-power, high efficiency and accurate cycle testing apparatus |
US20030037296A1 (en) | 2001-08-08 | 2003-02-20 | Fujitsu Limited | Method of acquiring scan chain reorder information, and computer product |
US20030070128A1 (en) | 2001-10-09 | 2003-04-10 | Fujitsu Limited | Scan path circuit for test of logic circuit |
US6886145B2 (en) | 2002-07-22 | 2005-04-26 | Sun Microsystems, Inc. | Reducing verification time for integrated circuit design including scan circuits |
US20040119502A1 (en) | 2002-12-20 | 2004-06-24 | Chandar G. Subash | Gated scan output flip-flop |
US20090235132A1 (en) | 2003-01-10 | 2009-09-17 | Syntest Technologies, Inc. | Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit |
US7900105B2 (en) | 2004-05-28 | 2011-03-01 | Synopsys, Inc. | Dynamically reconfigurable shared scan-in test architecture |
US7278074B2 (en) * | 2005-01-26 | 2007-10-02 | Intel Corporation | System and shadow circuits with output joining circuit |
US20070234169A1 (en) | 2006-02-17 | 2007-10-04 | Janusz Rajski | Generating masking control circuits for test response compactors |
US20080115025A1 (en) | 2006-10-18 | 2008-05-15 | Arm Limited | Circuit and method operable in functional and diagnostic modes |
US7831876B2 (en) | 2007-10-23 | 2010-11-09 | Lsi Corporation | Testing a circuit with compressed scan chain subsets |
US20100218060A1 (en) | 2009-02-23 | 2010-08-26 | Nec Electronics Corporation | System and method for supporting design of semiconductor integrated circuit, and semiconductor integrated circuit |
Non-Patent Citations (13)
Title |
---|
A. Mishra et al., "Modified Scan Flip-Flop for Low Power Testing," 19th IEEE Asian Test Symposium (ATS), Dec. 2010, pp. 367-370, Shanghai, China. |
Chris Allsup, "The Economics of Implementing Scan Compression to Reduce Test Data Volume and Test Application Time," IEEE International Test Conference (ITC), Oct. 2006, pp. 1-9. |
C-W. Tzeng et al., "Split-Masking: An Output Masking Scheme for Effective Compound Defect Diagnosis in Scan Architecture with Test Compression," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, May 2010, pp. 834-839, vol. 29. |
D. Hsu et al., "Scan Compression Implementation in Industrial Design-Case Study," Proceedings of the Asian Test Symposium, 2009, 2 pages. |
N. Parimi et al., "Design of a Low-Power D Flip-Flop for Test-Per-Scan Circuits," Canadian Conference on Electrical and Computer Engineering, May 2004, pp. 777-780, vol. 2. |
N. Parimi et al., "Toggle-Masking for Test-per-Scan VLSI Circuits," Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 2004, pp. 332-338, Cannes, France. |
P. Wohl et al., "Minimizing the Impact of Scan Compression," IEEE VLSI Test Symposium (VTS), May 2007, pp. 67-74. |
R. Kapur et al., Historical Perspective on Scan Compression, IEEE Design & Test of Computers, Mar.-Apr. 2008, pp. 114-120, vol. 25, No. 2. |
U.S. Appl. No. 13/164,345, filed in the name of R. Tekumalla et al. on Jun. 20, 2011 and entitled "Integrated Circuit Comprising Scan Test Circuitry with Parallel Reordered Scan Chains." |
X. Tang et al., "Improving Compressed Test Pattern Generation for Multiple Scan Chain Failure Diagnosis," Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2009, Apr. 2009, pp. 1000-1005, Nice, France. |
Y. Huang et al., "Diagnosis with Limited Failure Information," Proceedings of the International Test Conference, 2006, Oct. 2006, pp. 1-10. |
Y. Tsiatouhas, "A Scan Flip-Flop for Low-Power Scan Operation," 14th IEEE International Conference, Electronics, Circuits and Systems (ICECS), Dec. 2007, pp. 439-432. |
Z. Chen et al., "Low-Capture-Power At-Speed Testing using Partial Launch-on-Capture Test Scheme," IEEE Proceedings VLSI Test Symposium, Apr. 2010, pp. 141-146. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8904256B1 (en) * | 2012-11-09 | 2014-12-02 | Cadence Design Systems, Inc. | Method and apparatus for low-pin count testing of integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
US20130055041A1 (en) | 2013-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7814444B2 (en) | Scan compression circuit and method of design therefor | |
US8812921B2 (en) | Dynamic clock domain bypass for scan chains | |
KR101344577B1 (en) | Low-power and area-efficient scan cell for integrated circuit testing | |
US8898527B2 (en) | At-speed scan testing of clock divider logic in a clock module of an integrated circuit | |
US8850280B2 (en) | Scan enable timing control for testing of scan cells | |
US20140149812A1 (en) | Scan test circuitry with control circuitry configured to support a debug mode of operation | |
US8726108B2 (en) | Scan test circuitry configured for bypassing selected segments of a multi-segment scan chain | |
US8645778B2 (en) | Scan test circuitry with delay defect bypass functionality | |
US8671320B2 (en) | Integrated circuit comprising scan test circuitry with controllable number of capture pulses | |
US8819508B2 (en) | Scan test circuitry configured to prevent violation of multiplexer select signal constraints during scan testing | |
US20040017219A1 (en) | System on chip (SOC) and method of testing and/or debugging the system on chip | |
US8615693B2 (en) | Scan test circuitry comprising scan cells with multiple scan inputs | |
US20130275824A1 (en) | Scan-based capture and shift of interface functional signal values in conjunction with built-in self-test | |
US8700962B2 (en) | Scan test circuitry configured to prevent capture of potentially non-deterministic values | |
US8799731B2 (en) | Clock control for reducing timing exceptions in scan testing of an integrated circuit | |
US8738978B2 (en) | Efficient wrapper cell design for scan testing of integrated | |
US20130111285A1 (en) | Scan test circuitry comprising scan cells with functional output multiplexing | |
US20110175638A1 (en) | Semiconductor integrated circuit and core test circuit | |
US8793546B2 (en) | Integrated circuit comprising scan test circuitry with parallel reordered scan chains | |
US20140365838A1 (en) | Integrated circuit comprising test circuitry for testing fan-out paths of a test control primary input | |
JP7204697B2 (en) | semiconductor integrated circuit | |
US10078114B2 (en) | Test point circuit, scan flip-flop for sequential test, semiconductor device and design device | |
US8751884B2 (en) | Scan test circuitry with selectable transition launch mode | |
US8826087B2 (en) | Scan circuitry for testing input and output functional paths of an integrated circuit | |
US20140201584A1 (en) | Scan test circuitry comprising at least one scan chain and associated reset multiplexing circuitry |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TEKUMALLA, RAMESH C.;REEL/FRAME:026839/0299 Effective date: 20110831 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047230/0910 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047351/0384 Effective date: 20180905 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:049248/0558 Effective date: 20180905 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |